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I. INTRODUCTION
A. Material Properties S ILICON has long been the dominant, often exclusive semiconductor of choice for high voltage power devices [1] , [2] . Over the last three decades, a succession of alternative semiconductors -first GaAs, then wide bandgap semiconductors (WBG), namely SiC and GaN, and ultrawide or extreme bandgap semiconductors, like diamond, AlN, and more recently, Ga 2 O 3 -has been proposed to augment silicon for power devices applications. This is due to their appealing physical properties, such as electric breakdown field, intrinsic carrier concentration and thermal conductivity.
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Digital Object Identifier 10.1109/TED.2017.2653759 and compared with those of silicon. Superior power device performance, when compared to that of silicon devices, has been projected using these material parameters. Consequently, first GaAs, then SiC and GaN power devices, as well as diamond and AlN, have been under active research and development. Though GaAs vertical Schottky diodes have long been available commercially, SiC power diodes, first available in 2001, have now become established as critical components in advanced power electronics systems. Here, we first perform a comparative evaluation of these semiconductors, using salient figures of merit (FoMs) and specific ON-resistance versus breakdown voltage (BV) to highlight the potential improvement possible and to offer a comparative assessment of their applicable blocking voltage ranges. We also contrast differences in device structures and associated material/process technologies for Si, SiC, GaAs, and GaN. We selectively review the recent experimental demonstrations of GaAs, SiC, GaN, Ga 2 O 3, and diamond high voltage power devices and IC structures. Finally, we detail the technical obstacles that still need to be overcome before widespread commercialization can take place.
B. Power Electronics Applications

1) Categories of WBG Device Applications and
Comparison to Silicon: Due to their extreme intrinsic material characteristics, WBG power semiconductor devices have several advantages over silicon in power 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. [3] . Some applications of silicon unipolar devices such as the power MOSFET and superjunction (SJ) MOSFET for voltage ranges below 1000V are well served by WBG unipolar devices (Category 1) with higher switching speed and lower conduction losses. Specifically, high switching speed is expected for lateral unipolar devices such as AlGaN/GaN HFETs and low conduction loss is expected for vertical devices, such as SiC FETs.
Applications currently served by silicon double injection bipolar devices such as Insulated-Gate Bipolar Transistors (IGBTs) and p-i-n diodes in the voltage range from 400 to 3000 V will transition to unipolar WBG devices (Category 2) with higher switching speed and lower conduction losses. In the 2.5-8 kV voltage range, double injection bipolar WBG devices such as SiC-IGBTs and SiC-p-i-n diodes will replace silicon thyristors in some applications (Category 3). Replacement of silicon by WBG devices in this category will be limited to higher switching speed applications due to the relatively high ON-state voltages of WGB bipolar devices. For voltages over 8 kV, new applications for WBG devices are expected. It should be noted that the use of devices rated to 8 kV or higher reduces series connections in high voltage power system applications.
2) Existing Applications and WGB Device Possibilities: Typical silicon device applications and possible WBG power semiconductor replacements are shown in Table III . WBG double injection bipolar devices such as SiC-thyristors and SiC-IGBTs are candidates to replace silicon thyristors and IGBTs in high voltage dc transmission applications. In the 25-kV range, WBG conduction losses are significantly lower than those of silicon devices. The same voltage range devices can be used for medium voltage ac drives and traction applications for high frequency two-level inverter/converter systems with smaller filter sizes. For Electric Vehicles/Hybrid Electric Vehicles applications at lower output power ranges, WBG unipolar vertical devices such as Schottky barrier diodes (SBDs) will have higher efficiency at high switching frequency than silicon IGBTs and p-i-n diodes leading to smaller magnetic core sizes in the bidirectional chopper circuit connecting the battery and motor. The impact of WBG devices on power ICs is shown in Fig. 1 . Specially, WBG lateral devices will expand the application area for power ICs [4] .
II. POWER DEVICE STRUCTURES
The structures of SiC vertical power transistors, shown in Fig. 2 , strongly resemble those of silicon power devices. This is due to process similarities and the indirect bandgap of both semiconductors (making bipolar transistors feasible). While diamond is also an indirect semiconductor, it is difficult to dope it n-type and its MOS capability is not fully developed. It is difficult to achieve p-type doping in Ga 2 O 3 , but its MOS properties appear to be acceptable. However, it is a direct semiconductor so BJTs and IGBTs are not feasible.
The structures of SiC and GaN lateral power transistors are shown in Fig. 3 . The lateral RESURF-type SiC MOSFET is identical to its Si counterpart, and the lateral AlGaN/GaN power HEMTs are very similar to AlGaAs/GaAs HEMTs. Interestingly, lateral GaN RESURF MOSFETs, lateral Ga 2 O 3 depletion-mode MOSFETs, lateral diamond MOSFETs, and diamond HEMTs with 2-D hole gas (2DHG) layers have all been experimentally demonstrated. Some of these devices will be described more fully.
III. FOM AND PROJECTED PERFORMANCE
To predict the performance of power devices using wide to extreme bandgap semiconductors and to quantitatively evaluate them in comparison with their silicon counterparts, several FoMs have been proposed to [5] - [8] . The most general and relevant are the following: unipolar FoMs UFM 1 (≡εμE 3 C , identical to Baliga's FoM, BM) [5] , UFM 2 (≡λεμE 3 C ), and UFM 3 (≡μE 2 C , identical to Baliga's High-Frequency FoM, BHFM) [7] and UFM 4 (≡λμE 2 C ). Of these, UFM 2 is best when conduction power loss dominates and UFM 4 is best when switching power loss is comparable to the conduction loss, because thermal conductivity is explicitly included. Table IV summarizes these FoM for the semiconductors in Table I . For comparisons between bipolar power devices, different FoMs need to be used, dependent on whether the device has an odd or even number of junctions [9] . It may be noted that, besides SiC and GaN, diamond, and AlN are the When the conduction loss is the dominant power loss, we can define a crossover voltage, VCO. This voltage is the blocking voltage at which the unipolar power device has the same conduction loss at the same forward current density as the analogous bipolar power device of the same semiconductor. For silicon (comparing the power MOSFET with the IGBT), this crossover voltage is about 500 V. For SiC, VCO is over 5 kV [10] , due principally to its approximately 2.7 V turn-ON knee, which is proportional to the bandgap. 
A. Vertical Devices
Based on material properties, vertical power device performances are calculated using the methods and assumptions shown in Table VI . Voltage classes considered here are 600 V, 1200 V, 4.5 kV, and 25 kV. Chip area is one of the most important considerations for WBG device commercialization and this is reflected in the models for device operation and power dissipation density. Chip active area for 100 A devices is calculated with an assumed conduction loss density limit (300 W/cm 2 for 600 and 1200 V, 200 W/cm 2 for 4.5 kV, and 100 W/cm 2 for 25-kV device chips), corresponding to conduction power loss divided by chip area. The minimum chip area for a 100-A device with the assumed maximum power loss density is defined as the chip area for 100-A rated current. Forward voltage drops and switching times at 30 A are calculated to simulate characteristics under real operating conditions. Switching time is the discharge time of Qoss for FETs and the open base turn-OFF time for IGBTs (i.e., time to collect injection efficiency determined stored base minority carriers). A fixed series resistance of 0.1 m cm 2 is added for all devices to model channel resistance, JFET resistance, contact resistance, and substrate resistance.
It should be noted that the calculated performances are sensitive to measured material properties and assumptions, so the advantage/disadvantage relations may change as more accurate material properties become available. For the 600 and 1200 V classes, WBG devices have significant advantages over silicon SJ devices and IGBTs both in conduction and switching performances, as shown in Fig. 4 . When high speed switch- ing is the overriding requirement, GaAs transistors are best in this voltage range and lower. Despite intrinsic material performance differences between Ga 2 O 3 , diamond, GaN, and AlN, in this voltage range, device series resistance (the sum of channel resistance, JFET resistance, contact resistance, and substrate resistance) is the limiting factor so that overall device performance for the three materials is substantially similar. Although SiC-IGBTs show some advantage over silicon in calculated performance, larger chip areas and higher forward voltage drops are the theoretical limitation with the carrier injection (conduction modulation) mechanism in WBG devices.
As shown in Fig. 5 , for the 4.5-kV range, SiC-MOSFETs are both larger and better performing than silicon IGBTs. Only WGB devices are feasible in the 25-kV range, the new frontier of power device applications. 
B. Lateral Devices
For lateral RESURF-type [11] power devices, alternate FoMs need to be used, since in these devices 2 and 3, dimensional electric field effects preclude the use of simple triangular field models. For heterojunction devices, alternate FoMs are required to account for dopant-independent carrier concentration and the lack of significant impurity scattering. Recently, an FoM for the lateral HEMT (LHUFM 1 ) has been proposed [12] . This figure is not ideal, since it fails to account both for device thermal conductivity effects, and also for doping-dependent mobility in device drift layers (e.g., lateral power MOSFETs with doped drift layers, such as lateral RESURF-type Si, SiC, or Ga 2 O 3 power MOSFETs). Nevertheless, this FOM can be used for GaAs, GaN, and diamond HEMTs. In Table V , a refined HEMT FoM (defined as LHUFM 2 ≡ LHUFM1×λ) clearly illustrates the superiority of diamond as compared to GaN, SiC, and Ga 2 O 3 , and the inferiority of Si and GaAs.
Based on material properties, lateral power device performances are calculated based on the method explained in Table VII . Voltage classes are 100 and 500 V. Since lateral devices have the advantage in high frequency performance rather than specific ON-state resistance
is selected as the performance index. A fixed series resistance of 0.5 mm is added to the ON-state resistance for all devices to model the channel contact resistances. It should be noted that the calculated performances are sensitive to the assumed material properties, so that the advantage/disadvantage relation can change as more accurately measured material properties become available.
As shown in Fig. 6 , both 100 and 500 V class WBG devices have a significant advantage over silicon lateral devices, including GaAs transistors. The series resistance (sum of channel resistance and contact resistance) acts as a "performance limiter," indicating that the parasitic series resistance reduction is important for GaN, Ga 2 O 3 , AlN, and diamond.
C. Materials/Process Technologies
SiC, like Si, is an indirect semiconductor and large-diameter, and heavily doped n-type substrates up to 200 mm in diameter are available. Also, like silicon, a thermally grown SiO 2 layer and n-and p-type dopant implantations are possible, so MOS devices with implanted source/drain regions are pos- sible. Hence, most of the power device structures are vertical for efficient current conduction and quite similar to those of silicon power devices. These include Schottky and junction rectifiers, power MOSFETs, IGBTs, and thyristors [10] .
By contrast, GaN technology strongly resembles that of GaAs in its use of heterojunctions and composition grading with In or Al to achieve custom bandgaps and band offsets. In addition, since native GaN substrates have only become available recently, most commercial GaN devices have been fabricated on sapphire or silicon substrates. Like for GaAs, heteroepitaxy instead of homoepitaxy has been the preferred method of GaN active layer growth. Due to its direct bandgap, the basic GaN electronic device building blocks are unipolar-Schottky diodes and FETs. Therefore, it is not surprising that the power transistors commercially available are lateral AlGaN/GaN heterojunction pseudomorphic high electron mobility transistor (pHEMT) on silicon substrates. Further for GaN (and GaAs), p-n junctions can only be fabricated epitaxially, since ion implantation of acceptors also produces compensating donorlike defects. On the other hand, GaN MOS structures are much easier to fabricate than GaAs MOS structures, and in fact, the inversion electron mobility of (0001) GaN on sapphire has been shown to be much higher than that of (0001) 4H-SiC, despite much less effort expended [13] , [14] .
Due to their respective resemblance to Si and GaAs materials and process technologies, it is natural that the SiC device processing shares many features with silicon discrete power device processing while GaN device fabrication sequences have borrowed many unit process steps from those of GaAs HEMTs. Nevertheless, vertical GaN power devices are presently under active research, and if proven successful, vertical GaN power devices may also adopt many aspects of vertical discrete silicon power devices.
The extreme bandgap semiconductors of diamond and Ga 2 O 3 have many materials properties that resemble Si, 
IV. REPRESENTATIVE EXAMPLES AND PERFORMANCES
A. GaAs
1) Gallium Arsenide-Based Lateral Power Devices:
Gallium arsenide semiconductor technology was pioneered in the 1970s, and is now commercially used for RF power, optoelectronics, and solid-state lighting applications. The advantages of GaAs over silicon are its high electron mobility, higher bandgap and consequently higher field critical electric field strength and operating temperature, and the availability of a semi-insulating substrate to provide natural isolation and minimize parasitics. The most widely used FET in the GaAs material system is the pHEMT, shown in Fig. 7 , in which a high mobility 2-D electron gas (2DEG) is introduced in a pseudomorphic InGaAs layer sandwiched between two higher bandgap layers, which are typically AlGaAs [16] , [17] .
In a GaAs pHEMT, a 2DEG is responsible for conduction in both the channel and drift region, and hence, the achievable electron mobility is much higher than conventional drift devices and is very close to the phonon scattering limit. A carrier mobility of over 6000 cm 2 V −1 s −1 can be obtained at room temperature for a sheet carrier concentration of 3 × 10 12 cm −2 in the pHEMT. The electron mobility is therefore about four times higher than for AlGaN/GaN (with ∼1500 cm 2 V −1 s −1 ) and five times higher than silicon drift (1200 cm 2 V −1 s −1 ). The electron mobility advantage translates to superior power device performance for lateral power devices. This is especially evident for low voltage devices (BV < 50 V), where the extrinsic components such as the channel, contact, and access resistances are critical to device performance. In addition, GaAs pHEMTs have the advantage of the semi-insulating GaAs substrate, which provides natural electrical isolation and minimizes parasitics for power ICs. In extended drain pHEMT devices, charge compensation by charges at the surface passivation can be used to increase the BV. Using a double recess structure, BVs of up to 47 V have been obtained in this structure in [18] for an enhancement mode device. The output and transfer characteristics of the device are shown in Fig. 8 . The BV and the specific ON-state resistance (in mm) are shown in Fig. 9 .
When comparing the ON-state resistance and gate charge, 22 and 32 V pHEMTs show an order of magnitude improvement over commercially available 20 V silicon NMOSFETs, as shown in Fig. 10 . Also shown is the calculated limit for a 0.5-μm minimum feature size pHEMT process. Due to their low gate charge and low ON-state resistance, GaAs pHEMTs can enable power converters with higher efficiencies at higher frequencies and with smaller die areas than silicon devices.
Because of their natural isolation from their substrate and superior FoM, GaAs pHEMTs are well suited for integrated power ICs switching from tens of megahertz to hundreds of megahertz, an order of magnitude higher than where most power ICs operate today. A pHEMT buck converter IC [19] is shown in Fig. 11 . In this chip, 11 V rated enhancement mode pHEMTs are used as power switches, and the gate driver is integrated along with the low and high side power devices on the same chip. The gate driver is made of E/D pHEMT inverter buffer stages. The power IC is then flip chip assembled on a 5 × 5 mm 2 laminate on which the passives are also integrated. The IC is capable of switching at 200 MHz. At these frequencies, air core inductors can be used to reduce the overall module footprint without a major efficiency penalty. A 0402 size 15-nH wire-wound surface mount inductor is used for the design. The open-loop power efficiency of the circuit for various voltage conversion ratios for an input voltage of 4.5 V and a switching frequency of 100 MHz is shown in Fig. 12 . When switched at 100 MHz, the peak measured efficiency of the converter at a steady-state output voltage of 3.375 V is 88% for 34-dBm power output. The converter can operate at up to 37-dBm output power for at the peak voltage. The example demonstrates that integrated power ICs in GaAs are a promising technology for <50 V power ICs, especially where high switching frequencies are mandated.
Since there are separate papers that focus specifically on SiC and GaN power devices in this paper, we will only present selectively the highlights of recent advances. Interface state density of SiO 2 /4H-SiC capacitor after high-temperature NO anneal [24] .
2) SiC:
The progressive increase in the diameter of 4H-SiC ingots over the last decade has resulted in the recent announcement of 200-mm diameter wafers [20] . While heavily doped n + and semi-insulating substrates are available commercially, lightly doped n-type, long lifetime substrates, which are desirable for ultrahigh power devices, are not. A novel way to create an n-substrate by growing a thick, lightly doped epitaxial layer on an n + substrate and then complete and selectively removing the substrate, has been demonstrated on 100-mm diameter 4H-SiC wafers [21] . These n-substrates are very useful for the realization of unidirectional and bidirectional ultrahigh voltage, vertical power devices.
Despite more than two decades of research in SiC MOS optimization, the electrical properties of the SiO 2 /4H-SiC interface are still inferior to those of the SiO 2 /Si interface in the state-of-the-art Si MOSFETs [22] . The biggest challenge for SiC MOS is improvement of the inversion channel electron mobility. Postoxidation/postdeposition anneal in NO and/or N 2 O at 1100°C-1300°C is the standard procedure to increase the field-effect mobility. Although this procedure greatly reduces the conventional slower interface traps, it has also been shown to generate other faster interface traps [23] , [24] . Fig. 13 shows the interface state density of SiO 2 /4H-SiC capacitors after high-temperature NO annealing [24] . It should be noted that in addition to the effect on interface states, NO annealing also renders the inversion electron mobility, as measured by MOS-gated Hall structures, mediocre (∼50 cm 2 /V-s), due to interface scattering [25] . To estimate the maximum channel mobility possible in SiC, an extension of the silicon inversion model has been made and a value of only about 200 cm 2 /V-s is projected [26] . The reason for this low mobility as compared to Si is the larger transverse electric field across the gate oxide necessitated by the large band-bending from the three times larger bandgap of SiC as compared to Si.
Another very important parameter in the performance of SiC power MOS devices is the gate oxide reliability [27] , [28] . One recent, promising reliability report is shown in Fig. 14 , a Weibull plot of the percentage of gate oxide failures versus stress time [28] . Due to the asymmetric conduction versus valence band offsets, the reliability data under Positive Bias Temperature Instability (PBTI) versus Negative Bias Temperature Instability (NBTI) stressing are different, with the former being more difficult to achieve reliability (Fig. 15) . Over the past few years, the state-of-the-art SiC gate oxide quality has been steadily improving as evidenced in Fig. 14 . Nevertheless, several irregularities observed in the latest data set suggest that SiC gate oxide reliability has not yet matched that of Si MOS.
At present, the focus of SiC power MOSFET commercialization has been the 900-1200 V range. Due to the inferior SiC inversion channel mobility, a large percentage (50% or more) of the total device specific ON-resistance is the channel specific ON-resistance. Fig. 16 clearly shows the importance of the channel mobility to the performance of 1-kV SiC power MOSFETs [29] . The channel density can be increased by reducing the MOSFET cell pitch, but the lower limit of the cell pitch is determined by the JFET width and on-resistance for planar vertical DMOSFETs.
As previously mentioned, for blocking voltages above 5 kV, the IGBT is preferred over the power MOSFET for SiC. Over the last five years, numerous SiC IGBTs have been reported with increasing blocking voltages and improved ON-state performance, with the highest reported BV reaching 27 kV [30] - [34] . Nevertheless, the recombination lifetimes in the drift layer are still too short for adequate conductivity modulation, so the forward drop is still higher than optimum. Recently, using the lightly doped n-type free-standing wafer technology described previously, high voltage bidirectional n-channel 4H-SiC IGBTs have been experimentally demonstrated for the first time [35] . These transistors utilize dual-sided wafer processing during device fabrication and necessitate identical MOS processing for both surfaces. With a collector current density of 50 A/cm 2 , the Si-face forward voltage (V F ) was 9.7 V at room temperature and 11.5 V at 150°C; V F was even higher for the C-face.
However, the 11.5 V VF compares favorably to the 27 V VF for 15-kV 4H-SiC power MOSFETs previously reported [36] . In Fig. 17 , the forward I -V characteristics of a high voltage SiC BD-IGBT at 25 and 150°C are shown, together with the specific ON-resistance of the drift layer [36] . In addition, the small positive temperature coefficient for VF is attractive for stable current sharing among devices connected in parallel. While the threshold voltages of Si-and C-face channels need to be better matched and BV further enhanced, the differential specific ON-resistance in the ON-state has been found to be more than three times lower than the unipolar limit of the drift layer, indicating sufficiently long minority carrier diffusion length and some degree of conductivity modulation. The advantages of a bidirectional transistor switch include reduced device component count and module cost as well as higher reliability. Hence, bidirectional transistors are a promising trend in SiC power transistor development.
B. GaN
Several lateral AlGaN/GaN power HEMTs that have been explored for power electronics applications [37] . Among these, the MOS channel-HEMT (MOSC-HEMT), in which the AlGaN layer is completely etched from an MOS channel, appears to be easiest way to achieve the normally OFF operation that is required for power switching. However, the MOS inversion channel electron mobility is about an order of magnitude lower than that of the 2DEG in a heterojunction channel [14] . Nevertheless, the ON-state performance of an MOS channel device can be made to approach that of a conventional HEMT if the channel length is reduced to deep micrometer dimensions [38] . In addition, with the availability of high-quality GaN substrates, vertical power transistors, such as the CAVET [41] , are also possible [39] - [43] . Vertical DMOS-type MOSFETs have been impeded due to the difficulties in activating implanted acceptors in GaN.
Interestingly, the specific ON-state resistance dependence on the BV is different for lateral RESURF power devices when compared to that of vertical power devices. For lateral RESURF devices, it can be shown that in the ideal case, when the device drift layer resistance dominates, R ON,sp ∝ (BV) n , where n ranges from 1 to 1.3, dependent on the doping profile, carrier mobility, critical field dependence on doping, and substrate character (junction versus SOI) [44] , [45] . This dependence is substantially different from the n value of 2.4-2.6 for 1-D vertical devices and the commonly derived value of 2 for lateral devices deduced from the linear dependence of both BV and ON-resistance on drift length. However, for lateral GaN HEMTs on silicon, which can be viewed as functionally equivalent to SOI RESURF structures, the 2DEG mobility and the breakdown field do not depend on the drift layer doping, and the ultimate n value can approach unity when the lateral space charge (polarization or dopant charge) concentration profile is nonuniform [45] . We have shown the polarization charge concentration at the AlGaN/GaN heterojunction can be modified by varying the GaN cap thickess [46] . Experimentally, the specific ON-resistance of lateral GaN HEMT versus BV is shown in Fig. 18 . An empirical n value of ∼1.3 has been extracted from the reported data for BV ranges from 30 to 1 kV.
One of us has compared the ON-state performance of Si IGBTs and SJ UMOSFETs with SiC and GaN vertical and lateral power transistors for BVs ranging from 600 V to 15 kV [48] , [49] . Fig. 19 shows the comparison of the forward J -V characteristics for the 600 V case [47] . While SiC and GaN devices have clearly lower ON-state power losses, cost effectiveness is an issue. When blocking voltage increases, the Si SJ MOSFET and the lateral GaN power HEMT are no longer competitive or practical. Above 6 kV, the SiC IGBT becomes superior over the SiC power MOSFET. Over 10 kV, unless extreme bandgap power devices are considered, the SiC IGBT is the only viable choice, as shown in Fig. 20 [48] .
The main advantage of the lateral GaN power HEMTs is its ability to integrate them with optoelectronic devices, yielding high-performance and cost-effective power electronic or photonic systems/subsystems. Demonstrated examples of these include a GaN power converter IC on Si [50] , an ultracompact GaN 3 × 3 power converter IC with drive-bymicrowave technology (DBM) [51] , and an integrated GaN LED/lateral MOSC-HEMT pair [52] , [53] . A 100-W, threephase GaN power converter IC has been implemented with six normally OFF power transistors, isolated with Fe implantation, operating in the bidirectional conduction mode without external fast recovery diodes, and achieving an efficiency as high as 93% [50] . An innovative three-phase ac-ac matrix converter IC has been demonstrated with nine RF-triggered GaN gate injection transistors operating as bidirectional power switches and cointegrated with RF couplers and novel isolated dividing couplers. DBM technology realizes a low power, simple gate drive capability to provide isolated gate signals and eliminates photocouplers and isolated power supplies [50] . There are at least three ways of implementing a GaN optoelectronic IC [54] . These are: selective epiremoval, selective epigrowth, and 3-D integration with wafer bonding. The first GaN monolithic optoelectronic integration was demonstrated recently by integrated fabrication of a vertical InGaN/GaN MQW LED in series with a lateral AlGaN/GaN power HEMT using the selective epiremoval approach [52] , [53] . Operation up to 225°C was also demonstrated, as shown in Fig. 21 [53] , showing the superior potential at high switching frequencies and elevated temperature of integrated GaN FETs over conventional silicon LED driver circuits.
1) GaN Power IC:
Power electronics systems with GaN power ICs show potential to replace the discrete silicon IGBT / MOSFET base systems in 2-3 kW class motor drive inverters and ICT power supplies. Based on a simple calculation, a 36-mm 2 600 V GaN motor drive power IC chip can switch 11 A, or 2-3 kW, sufficient for most appliance and home power supply applications [55] . GaN output power density per chip area is five times high than silicon based single chip motor drives for the same cooling conditions. Table VIII shows GaN power IC technology requirements for a variety of integration levels [55] . One potential difficulty is realization of analog circuits such as voltage reference functions for output voltage control, since p-type transistors are required.
Integration of Si gate drive circuitry with GaN power transistors shows promise to reduce drive loss and switching loss by producing sharp PWM drive signals to the GaN transistor from standard digital PWM inputs while simultaneously adding more noise immunity in gate drive circuits [56] .
2) Ga 2 O 3 : For unipolar power device applications, Ga 2 O 3 has some attractive attributes: a breakdown electric field of 7-8 MV/cm (due to a bandgap larger than 4.5 eV) [57] - [61] , good controllability of n-type doping in the wide range of n = 10 15 ∼ 10 19 cm −3 through Si or Sn doping [62] - [64] , and tunable resistivity spanning 10 −3 ∼ 10 12 · cm.
The performance of power devices is commonly correlated with basic material properties of semiconductors through Baliga's FoM (BM). The estimated BM of 2000∼3400 for Ga 2 O 3 is several times larger than those for SiC and GaN. This value provides strong motivation for the development of Ga 2 O 3 power devices. [55] Industrialization and commercialization efforts for SiC and GaN devices have been adversely affected by a lack of affordable native substrates. In contrast, Ga 2 O 3 wafers can be fabricated in large volumes from bulk single crystals synthesized by melt-growth techniques such as float-zone [62] , [65] , Czochralski [66] , [67] , vertical Bridgman [68] , and edgedefined film-fed growth (EFG) [69] , [70] . The availability of melt-grown Ga 2 O 3 bulk single crystals leads directly to a significant reduction in the production cost of Ga 2 O 3 wafers and thus market prices of commercial products. Fig. 23 shows a photograph of a 4-in-diameter single-crystal Ga 2 O 3 wafer produced from an EFG-grown bulk crystal. EFG Ga 2 O 3 wafers have already demonstrated very high crystal quality with a dislocation density on the order of 10 3 ∼ 10 4 cm −2 . The good material workability of Ga 2 O 3 is another important feature for economical mass wafer production.
Two main drawbacks of Ga 2 O 3 are often noted in power device contexts, a lack of p-type material and poor thermal conductivity. There has been no report of successful p-type doping or effective hole conduction in Ga 2 O 3 . Furthermore, self-trapping of holes in the bulk, which prohibits effective p-type conductivity due to the resultant low mobility, has been predicted by first-principles calculations of the Ga 2 O 3 band structure [71] . The issue of low thermal conductivity is the most serious potential weakness for Ga 2 O 3 power devices. Experimental thermal conductivity values for Ga 2 O 3 , which fall in the range of 0.1-0.3 W/cm · K at room temperature, are one or two orders of magnitude smaller than those of other wide bandgap semiconductors [72] .
3) Field-Effect Transistors: In 2012, Ga 2 O 3 MESFETs became the first reported Ga 2 O 3 transistors [61] . A Sn-doped n-type Ga 2 O 3 channel layer was grown by ozone molecularbeam epitaxy (MBE). In this first demonstration, the MESFETs showed good device characteristics including a sharp drain current (I d ) pinchoff, a three-terminal OFF-state BV of 250 V, and an Id ON/OFF ratio of about four orders of magnitude at a drain voltage (V d ) of 40 V. However, the MESFETs suffered from high contact resistance at the source and drain electrodes and a significant leakage current through the unpassivated Ga 2 O 3 surface.
A schematic cross section of the state-of-the-art Ga 2 O 3 field-plated MOSFET (FP-MOSFET) structure is illustrated in Fig. 24(a) [73] . New process technologies developed to solve the MESFET's deficiencies were employed to fabricate the FP-MOSFETs. Good ohmic contacts on n-Ga 2 O 3 were fabricated using Si-ion implantation doping and Ti-based metal stacks [74] . A high activation ratio of implanted Si was attained by postimplantation annealing at relatively low temperatures of 900°C-1000°C, which also avoided all but negligible diffusion of the implanted atoms. A specific contact resistance of less than 1 × 10 −5 · cm 2 was reproducibly obtained for the high Si implantation doped (5 × 10 19 cm −3 ) source/drain regions. MBE-grown unintentionally doped Ga 2 O 3 provided effective inter device isolation with a high resistivity of 10 8 ∼ 10 9 · cm, and MOS-FET channels were defined by selective-area Si-ion implants with a 0.3-μm-deep box profile and a plateau concentration of 3 × 10 17 cm −3 . A reduction in leakage current by more than six orders of magnitude was achieved using gate and passivation dielectric films. Fig. 24(b) shows the room-temperature dc output characteristics of the Ga 2 O 3 FP-MOSFET. The Ga 2 O 3 FP-MOSFET Monolithic integration of gate driver and power transistor on GaN [56] .
showed a room-temperature maximum I d of 78 mA/mm at a gate voltage (V g ) of +4 V. Successful FP engineering resulted in an OFF-state BV exceeding 750 V, corresponding to an improvement of more than 80% over the value for the Ga 2 O 3 MOSFETs without a field plate [75] , [76] . Furthermore, effective surface passivation and high Ga 2 O 3 material quality contributed to the absence of dc-RF dispersion of drain current. Stable operation under thermal stress up to at least 300°C has also been confirmed.
Recently, Green et al. [77] reported Ga 2 O 3 MOSFETs with a 0.6-μm gate-to-drain distance and a 230 V BV, indicating the 
4) Schottky Barrier Diodes:
In early years, SBDs lagged behind FETs in technological progress due mainly to a lack of suitable epitaxial growth techniques for thick n-Ga 2 O 3 layers. Recently, homoepitaxial high-speed growth of highquality Ga 2 O 3 thin films has been achieved by halide vapor phase epitaxy (HVPE) [78] , [79] . In an HVPE reactor, Ga and O source gases are separately introduced into a growth zone, and SiCl 4 is simultaneously supplied during the growth for n-type doping. The growth rate can be increased up to about 25 μm/h without compromising material quality. UID Ga 2 O 3 thin films grown by HVPE possess excellent electrical properties including a residual net carrier concentration of less than 1 × 10 13 cm −3 . Typical values of room-temperature electron mobility in HVPE-grown Si-doped Ga 2 O 3 thin films are 100-150 cm 2 /V·s for n = 10 15 ∼ 10 17 cm −3 . The intrinsic donor activation energy in HVPE-grown Si-doped Ga 2 O 3 films is estimated to be approximately 50 meV from temperaturedependent Hall measurements; therefore, Si is a shallow donor and fully activated at room temperature.
A record BV for Ga 2 O 3 power devices of over 1 kV was reported for Pt/Ga 2 O 3 FP-SBDs fabricated on n-Ga 2 O 3 drift layers grown on n + -Ga 2 O 3 (001) substrates by HVPE [80] . Fig. 25(a) and (b) shows a cross-sectional schematic illustration and room-temperature current density-voltage (J -V ) characteristics of the FP-SBD, respectively. The specific ON-state resistance and ideality factor of the FP-SBD were estimated to be 5.1 m ·cm 2 and 1.05, respectively. Successful FP engineering resulted in a 1076 V BV, approximately two times larger than SBDs without field plates [81] . Forward current conduction in typical Ga 2 O 3 SBDs with HVPE-grown drift layers was governed by thermionic emission with a near-unity ideality factor, and, as expected for wide bandgap semiconductor SBDs, reverse leakage current agreed well with the thermionic field emission model. These results indicate that the Pt/Ga 2 O 3 interface formed an excellent Schottky contact [82] .
5) Diamond:
The previous decade has seen significant advances in diamond rectifier and FET technology. In 2004, 2.5-kV diamond Schottly diodes, without termination, were demonstrated on 18-μm thick intrinsic drift epi layers on p + substrates, but at a forward voltage of 10 V the ON-state current density reached only 1 A/cm 2 at room temperature [83] . Next, using a smart-cut thin film transfer process, thin diamond epi layers were mounted on molybdenum substrates and high voltage vertical and lateral rectifier structures were fabricated and characterized [84] , [85] . Vertical Schottky diodes, with proton implanted junction termination extensions achieved BVs as high as 3.7 kV on 20 μm thick, extrinsic boron-doped (10 14 −5×10 15 cm −3 ) epi layers but the forward current densities were low (0.6 A/cm 2 at a forward voltage of 20 V at 290°C) [85] . More recently [86] , [87] , vertical and quasi-vertical high voltage diamond Schottky diodes were reported to have BVs from 200 to 1800 V and the forward current densities of 100-1800 A/cm 2 at forward drops 7 V or lower.
Notably, a forward current density of J F of 4000 A/cm 2 at V F of 6 V at 25°C (and 400 A/cm 2 at V F of 2 V at 300°C) was achieved by employing a novel diamond Schottky pin diode structure (Fig. 26) , and a high rectification ratio (∼10 10 ) was reported [87] . However, this device relied on a lightly doped n-type blocking layer, which was designed to remain fully depleted even during forward conduction. Although the estimated breakdown field was a respectable 10 MV/cm, the blocking layer was only ∼70 nm thick resulting in a blocking voltage of only ∼70 V. Achieving a high BV by scaling up the thickness of the lightly doped blocking layer without altering the novel, forward bias depletion effect is nontrivial. Recent reports [88] , [89] to improve the BV by increasing the p-type drift layer thickness result in blocking voltage of 500 to over 750 V. However, the forward drop is substantially higher, due to the serial voltage drops of the Schottky and n-p junctions.
6) Diamond High Voltage p-Channel FETs: a) P-channel high voltage FET:
The extreme or ultrawide bandgap of diamond allows superior high-temperature and high-voltage switching performance potentials. Diamond FETs are limited to p-channel FETs, since n-type regions are highly resistive not suitable for MOS channel fabrication with present technology. However, bulk hole mobility of diamond is more than 1000 cm 2 V −1 s −1 , the highest of any WBG semiconductor. The lowest p-type resistivity achieved is 10 −3 cm, as low as that of Si. There are two ways to form p-type channel. Boron doping produces bulk acceptors, and hydrogen-terminated (C-H) surfaces result in a surface 2DHG. In high voltage applications, metal semiconductor FETs [91] and junction FETs [92] have been demonstrated using borondoped channels. MOSFETs using 2DHG have also been demonstrated and exhibit high blocking voltages [93] - [95] . For the 2DHG devices, the gate insulator and passivation layers of the MOSFETs fabricated by ALD of Al 2 O 3 , which is also required for formation of the 2DHG on the C-H diamond surface (Fig. 27) [93] .
b) OFF-state: Breakdown voltage: In the OFF-state, BV as a function of gate-drain length (L GD ) shows high-voltage durability for planar FETs. Blocking properties are often evaluated using the BV/L GD ratio, with a 1-MV/cm ratio used as a respectable benchmark. The BV/L GD relationship of diamond MOSFETs with 2DHG and MESFET and JFET with boron doped channel is shown in Fig. 27 , along with the benchmark line. In a JFET with a small L GD value of 1-2 μm, BV was 608 V suggesting maximum electric field (E C ) of 6 MV/cm [92] . In the MESFET above with L GD = 20 μm, BV over 1000 V was obtained for the first time [92] in diamond (Fig. 27, closed stars) . The maximum BV reported for an MESFET is 1500 V where E C was estimated to be ∼2 MV/cm [92] . At an L GD of 2-10 μm for MOSFETs with 200-nm-thick Al 2 O 3 on C-H diamond, the BV/L GD is on the 1 MV/cm line up to a BV ∼ 1000 V [95] . At L GD > 10 μm, BV exceeds 1000 V and reaches 1646 V at L GD of 22 μm (Fig. 27, open squares) [98], though the BV/L GD is less than 1. With a 400-nm Al 2 O 3 on drift layer, BV/L GD stays at 1 MV/cm above 1000 V and BV reaches 1700 V at L GD of 16 μm (Fig. 27, closed  circles) [99]. Normally OFF MOSFETs have been fabricated by partially oxidizing the channel under the Al 2 O 3 gate oxide to achieve threshold voltages V th of −3 to −5 V. Here, BV reaches 2000 V at L GD of 21 μm (Fig. 27, closed triangles) .
Electric field distribution at the MOS diamond surface is schematically shown in Fig. 27 , where E C of the diamond surface is located near the gate edge (cross in Fig. 27 ). The electric field distributes in an oblique line indicating that E C is much higher than BV/L GD . Its slope is governed by negative or positive surface charge density of diamond in the range of 10 10 to 10 13 cm −2 . L GD dependence of BV in Fig. 27 might originate from a relatively small surface charge density ( <10 12 cm −2 ), where L O (length to the extrapolated "zero field point") is larger than L GD .
The BV of C-H diamond lateral MOSFETs without field plate structures becomes comparable with those of other wide bandgap semiconductor planar FETs with field plate such as SiC (BV/L GD = 0.8 MV/cm), AlGaN/GaN (1 MV/cm), and AlGaN/ AlGaN (1.7 MV/cm) ( Table I) . Diamond can achieve BV/L GD > 3 MV/cm, because BV of 365 and 608 V were achieved at L GD of 1-2 μm in MOSFET [94] and JFET [92] , respectively. c) ON-state: Drain current density: At ON-state, the drain current density is an important parameter. Drain current density, normalized by gate width reaches 100 mA/mm in the C-H MOSFET with BV of ∼1700 V [95] , is higher than those of the diamond JFET and the MESFET with a borondoped channel and drift layer (1 mA/mm) [91] , [92] with BV of 608 and 1500 V, respectively [91] . The low drain current is caused by high activation energy of boron as an acceptor (0.37 eV). The drain current density becomes comparable with those of SiC planar MOSFETs (90 mA/mm), AlGaN/GaN (∼300 mA/mm), and AlGaN/AlGaN (∼200 mA/mm). Between 100 and 600 K, C-H diamond MOSFETs can have almost constant FET performance, indicating a wide temperature range for power device applications.
V. TECHNICAL OBSTACLES AND COMMERCIALIZATION CHALLENGES A. Key Technical Challenges
There are two kinds of technical challenge facing these new semiconductors. The first kind is the challenges associated with reaching the technical maturity necessary to exploit the full potential of the novel WBG/EBG material systems. The second kind is the challenges associated with directly competing against existing silicon power devices.
While the technological advancement of wide and extreme bandgap semiconductors have progressed rapidly over the last decade, there are still major technical challenges in their further development and commercialization. These are summarized below for each semiconductor considered.
B. GaAs
GaAs has more manufacturing infrastructures than any of the other semiconductors considered here. However, compared with silicon nanometer CMOS, it is lacking in a consistent scaling technology driven by a well-planned roadmap generated by industrial consortium. In addition, monolithic integration with silicon digital circuitries is not possible. Consequently, despite its potential performance shown here for high-frequency dc-dc converters, it is difficult to commercialize GaAs devices and compete directly with silicon at present.
C. SiC
The announcement of the demonstration of 200-mm-diameter 4H-SiC wafers is definitely good news, but it remains to be seen how quickly large volume production and cost reduction advance. Minority carrier lifetimes must be further improved (>20 μs) with increasing blocking voltage to allow good conductivity modulation in bipolar device drift regions. MOS process technologies in 4H-SiC have significantly improved but are not yet on par with the stateof-the-art Si MOS, particularly in terms of reproducibility, reliability, and robustness for high-yield manufacturing.
D. GaN
Lateral AlGaN/GaN HEMTs on silicon substrates have been commercialized but their large-scale cost-effective manufacturability and robustness has not yet been proven. Vertical power GaN transistors are preferred for medium to high power applications, but native GaN substrates are generally needed. While GaN substrate development has progressed rapidly, the maximum wafer diameter is still only 100 mm and its surface and bulk material properties, as well as defect densities, have not been ascertained to have sufficiently high quality. Consequently, the development and commercialization of vertical GaN power transistors are limited by cost-effective substrate availability. In addition, because of its direct bandgap, only unipolar GaN transistors and diodes are feasible. Reliability of GaN MOS devices, assumed similar to 4H-SiC MOS, still needs to be systematically evaluated. Furthermore, at present, unlike SiC, there is no consensus on which power FET structures are best for commercialization.
E. Ga 2 O 3
Research and development (R&D) on Ga 2 O 3 power devices are still at the and early stage. Many fundamental technologies for this material system must still be developed before realization of advanced vertical transistors and diodes. Further improvements in bulk growth, epitaxial thin film growth, and device process technologies are required. Unsolved technical challenges related to the material properties of Ga 2 O 3 include the realization of p-type conductivity and the management of heat dissipation to overcome poor thermal conductivity. Development of normally OFF FETs and high-voltage SBDs requires high-quality dielectric deposition techniques. To attack the many R&D challenges and solve the many material systems issues, a large number of researchers and engineers working on Ga 2 O 3 -related materials and devices will be required.
VI. CONCLUSION
We have comparatively reviewed GaAs, SiC, GaN, Ga 2 O 3 , and diamond transistors for power switching applications, in terms of FoM, power electronic applications, process technologies, selective experimental device demonstrations, and key technical challenges for ultimate performance realization and widespread commercialization. We expect GaAs and these wide and extreme bandgap semiconductors to significantly impact the energy efficiency power electronics systems over the next few decades.
